Polymer-electrolyte gated graphene transistors for analog and digital phase detection We present an alternating current (ac) circuit based on a misoriented bilayer graphene device for analog and digital phase detection. We exploit the ambipolar nature of the transfer characteristics of a misoriented bilayer graphene transistor. The transistor action here is realized using an electrochemical gate integrated into a solid polymer electrolyte layer. This unique combination provides a voltage gain close to unity under ambient conditions, which is one order of magnitude higher than that attainable in back-gated devices. The achieved gain provides sufficient sensitivity to detect phase differences between pairs of analog or digital signals. Graphene is emerging as an active element in a number of nanoscale electronic devices. Numerous types of graphene devices in a field-effect transistor (FET) configuration 1, 2 have already been demonstrated including graphene logic gates, 3 integrated digital inverters, 4 and digital memories. 5 However, for direct current (dc) circuits, the field effect achievable in monolayer graphene devices is quite low. State-of-the-art graphene FETs suffer from a very low voltage gain of 0.04 when operated at room temperature. 3, 4 On the other hand, the high mobility of these devices has motivated the realization of devices deployable in ac circuits and in high frequency applications. Typical examples include binary phase-shift keying modulators 6 and analog frequency doublers. 7 Here, we demonstrate the realization of analog and digital phase shift detectors, which are the basic building blocks of phase-locked loops, one of the most important electronic circuits in communication technologies. 8 For this purpose, we deploy misoriented bilayer graphene as the active material and make use of its ambipolar transport characteristics. 9 The top layer of misoriented bilayers is effectively decoupled from the substrate. Using a solid polymer electrolyte (SPE) as gate dielectric, we can tune the conductivity of the upper layer. [10] [11] [12] [13] In this manner, we attain a gain more than 1 using a simple fabrication procedure at room temperature. While a gain of more than unity provides a high sensitivity for phase shift detection, it is a prerequisite for the realization of an amplifier. Gain larger than unity was only recently reported for graphene monolayer 14 and bilayer 15 FETs with an ultra-thin dielectric in a top-gating configuration at cryogenic temperatures.
Figures 1(a) and 1(b) show a schematic representation and an atomic force microscopy (AFM) image of the graphene FET comprised of a misoriented bilayer graphene with Ti/Au electrodes on top. The bilayer was obtained using the mechanical exfoliation technique 16 and then identified using AFM and Raman spectroscopy. 17 The identification of misoriented bilayers is well-documented 10, 11, 18 and it has been shown previously that the misorientation electronically decouples the two graphene layers. The bottom layer acts as a pseudosubstrate, which electrostatically screens the top layer from the substrate, and thus, imparting enhanced carrier mobility ($10 4 cm 2 V À1 s À1 in our samples at low carrier densities). 11 A SPE is employed as the gate dielectric and a silver wire immersed in the SPE layer is used to efficiently gate 11, 19, 20 the decoupled upper layer in the bilayer. It consists of polyethylene oxide and lithium hexafluorophosphate (LiPF 6 ) (20:7 weight ratio) in a 4:1 methanol/water mixture and was drop-cast on top of the conducting channel. Figure 1(c) shows the electronic equivalent circuit for phase detection. One electrode acts as the drain (D) connected to an external power supply V DD via an off-chip pull-up resistor R D . The other electrode acts as the source (S) which is grounded; the third electrode in Fig. 1(b) is not used. The input voltages are supplied through two off-chip resistors R G to the SPE gate (G). The output dc voltage V D is taken from the output of the low-pass filter which filters the drain voltage v D . All measurements were performed under ambient conditions. Figure 2 shows a drain voltage v D vs. gate voltage v G transfer curve measured with the circuit shown in Fig. 1(c) . Phase detection is based on the symmetry and nonlinearity of the transfer curve in the vicinity of the charge-neutrality point (CNP). Reference v 0 and phase shifted v u signals are connected to the two inputs of the detector resulting in the gate
In order to detect the phase difference between the signals, the input signals must be biased at the CNP. For analog phase detection, the input signals are then given by 
. This is valid for small voltages jv G -V GCNP j (i.e., small amplitudes V 0 ), where V DCNP is the drain voltage at the CNP and k is a positive constant. The drain voltage is then v D ðtÞ ¼ V D þ ðkV 2 0 =4Þð1 þ cosuÞcosð2xt þ uÞ, which has an ac component at a frequency 2f that was recently utilized in frequency doublers. 7 The dc component of the drain voltage is V D ¼ V DCNP À ðkV behind the respective gate voltage waveforms due to gate hysteresis. The lag can be understood from Fig. 2 , where both the static (dc) and the dynamic (ac) transfer curves are shown. Parasitic capacitances between the polymer gate and source/drain contacts are so large that they cannot charge/discharge at the same rate at which the input signals are changed. Consequently, the up and the down sweeps of the gate voltage v G (t) result in different transfer curves leading to a typical hysteretic butterfly-shaped curve as the full cycle is completed. 5 The static CNP splits into two dynamic CNPs (one on either side). The time delay between the static and dynamic CNPs equally shifts both half cycles of the drain voltage without influencing phase detection. Figure 4 shows that the drain voltage V D exhibits the predicted (Àcosu) dependence on the phase difference u. Efficient phase detection requires a high sensitivity of the drain voltage V D to u, i.e., a large difference between the maximum and the minimum drain voltage V D in the phase curve. From the expression for V D , this difference is kV 2 0 =2, i.e., the constant k must be as large as possible. This . The lines correspond to analog signals (see Fig. 3(a) ), while the scatter corresponds to digital signals (see Fig. 3(b) ). V 0 ¼ 200 mV is the amplitude of the input signals which are offset at the CNP. 2011) translates to a need for a large small-signal gain
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, where V G is the gate voltage at the selected operating point. The same is true also for frequency doubling in order to increase signal-to-noise ratio. For the device in Fig. 2 , a maximum gain of 0.6 is obtained at V G ¼ 0.5 V. Gain higher than unity was attained in a complementary configuration (see supplementary material). 17 Such gain values cannot be obtained in conventional back-gated devices in which there would be almost no difference between minimum and maximum drain voltages in the phase curve. Backgated graphene FETs could only be employed in phase detection if input signals with very large amplitude V 0 were used. But this would imply a significant increase in the input power dissipation ðV
. Moreover, the use of back-gated devices would require a large input bias V GCNP > 20 V, as they are strongly p-doped by ambient impurities.
Digital phase detection was realized based on the exclusive-OR functionality of the present circuit. 3 Here, v 0 (t) and v u (t) are digital input signals, which can take either a high
shows a high value V DH when the two digital inputs v 0 (t) and v u (t) are different and shows a low value V DL when the two inputs are identical. In other words, the duty cycle of the drain voltage is u/180 . The dc component of the drain voltage is then has a larger dc component in comparison to the case for u ¼ 0 . The phase curve for the case of digital detection is shown in Fig. 4 , which follows the predicted / u dependence.
Ideally, the output drain voltage must instantly switch when the gate voltage input changes its level. However, the drain voltage v D (t) does not instantly reach levels V DH and V DL when the gate voltage is changed [ Fig. 3(b) ]; instead, parasitic capacitances increase the transition time and, therefore, the drain voltage exponentially tends to these levels. For u ¼ 0 , the gate voltage takes only two possible values (V L or V H ) and the output drain voltage should be constant (V DL ). However, the output drain voltage shows a spike when v 0 (t) changes its state [ Fig. 3(b) , blue curve] because the transition time is finite when passing the operating point over the CNP. For very small phase shifts (u 15 ), the detected voltage is insensitive to phase change (Fig. 4, blue curve) because the mid-state V GCNP , which corresponds to a duty state of the drain voltage v D (t), is too short. The transition time can also be observed in the transfer curve shown in Fig. 2 : for each of the three possible values of the gate voltage (V L , V GCNP , and V H ), the drain voltage takes a range of values instead of a single value. As for analog detection, large gain is necessary to discriminate between the output voltage levels V DH and V DL . The parasitic capacitances and the ensuing hysteresis in the dynamic transfer curve could be eliminated by passivating the source/drain electrodes, which should also allow for higher clock rates and improved performance.
In summary, we have demonstrated analog and digital phase detectors based on a single misoriented bilayer graphene transistor. Phase detection was enabled by a drop-cast solid polymer electrolyte gate dielectric, which increased the small-signal gain by one order of magnitude over conventional back-gated devices. In order to extend the frequency range of the detectors, passivation of the contacts will be necessary to eliminate parasitic capacitances. In this way, simple phase detectors could be realized representing an important step towards functional graphene electronic ac circuits.
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